

Integration Technologies for 3D Systems

A. Klumpp, P. Ramm, R. Wieland, R. Merkel

*Fraunhofer Institute for Reliability and Microintegration,
IZM-Munich; 3D
IZM-Berlin; Electroplating*

**Greatest part of the work was funded by BMBF, Germany
within Projects lead by Infineon Munich**

(01M2926 D/E & 01M2999/A)




Outlook

- Introduction
- Handling Concept
- Basic Technologies
- Relevant Technological Integration Concepts
- Stack Formation Results
- Summary
- Conclusion




Key Applications and Potential of 3D

- Mobile Systems
(minimum volume, low power, security)
- Systems for high parallel signal processing
(e.g. image sensor)
- Increased Integration density
- More Functionality
- Mixed Technologies: 3D SoC



Demands of the Market



Handling Concept

Dr. A. Klumpp


Fraunhofer
IZM
Institut
Zuverlässigkeit und
Mikrointegration



FEE 2006, Perugia, Italy


Handling Concept for Wafer-Level Chip-Scale Processing (1)

- Placement of Chips on Handling Substrate
 - Grid of Alignment Marks according to the Positions on the Target Wafer
- Processing of Chips on Wafer Scale
(e.g. cleaning prior to bond, thinning, backside metalization etc.)




Handling Concept for Wafer-Level Chip-Scale Processing (1)

- Placement of Chips on Handling Substrate
 - Grid of Alignment Marks according to the Positions on the Target Wafer
- Processing of Chips on Wafer Scale
(e.g. cleaning prior to bond, thinning, backside metallization etc.)
- Transfer to Target Wafer
 - Adjusted Stack Formation (Wafer-Flip)
 - Removal of Handling Substrate




Handling Concept for Wafer-Level Chip-Scale Processing (1)

- Placement of Chips on Handling Substrate
 - Grid of Alignment Marks according to the Positions on the Target Wafer
- Processing of Chips on Wafer Scale
(e.g. cleaning prior to bond, thinning, backside metalization etc.)
- Transfer to Target Wafer
 - Adjusted Stack Formation (Wafer-Flip)
 - Removal of Handling Substrate
- Further Processing of new Stack (if necessary)




Handling Concept WL-CS (2)

Flip Transfer
& Removal of Handling Substrate



Target Wafer




Chips on Handling Substrate


Dr. A. Klumpp



Handling Concept WL-CS (3) Removal of Copper Oxide



Chips on Handling Substrate;
blue colour of chips results from copper oxide formation during placement procedure



Clean copper surface after wet chemical removal of copper oxide (wafer or batch)



Basic Technologies

Dr. A. Klumpp

Fraunhofer
IZM
Institut
Zuverlässigkeit und
Mikrointegration



FEE 2006, Perugia, Italy

Wafer Thinning Technology at IZM, Munich

Handling concepts for thin wafers

substrate thickness: 150 ... 70 μm

Carrier substrates for handling of ultra-thin wafers

substrate thickness: 50 ... 10 μm

Reversible Mounting techniques:

thermoplastic materials, wax, adhesive tapes, resist, high temperature carriers

Wafer thinning

grinding (DISCO DFG 850), spin-etching (SEZ SP 203), CMP polishing (LAM, Westech), Plasma dry etching

Dicing technology: **Dicing-by-Thinning concept** “DbyT”

uses dry etched chip trenches for stress-free separation of ultra-thin ICs


Development of **complete process flow**: from rigid wafers to packaged thin devices




Low Cost Handling Concept: E-Chuck Si-Wafer, reusable

- **Prototype Electrostatic Chuck successfully tested (200 mm)**
- **Chucking Principle: Bipolar electrostatic**
- **Built on Si-Wafers, CMOS compatible**
- **Chuck-Wafer Thickness: $100\ \mu\text{m} < d < 720\ \mu\text{m}$**

Features:
Chucking Station
>16 h Chucking Time
Backside Processes:
PECVD, MERIE, Rinse/Dry




Electrostatic-Chuck (3)




e-Chuck action: thin sample on chuck, without (left) and with (right) applied voltage




Via Formation for VSI – *Via Etching*



Via Formation for VSI – *Via Metal Filling*



Metallization SLID (Solid Liquid Interdiffusion)



Integration Concepts and Realization

Dr. A. Klumpp


Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration



FEE 2006, Perugia, Italy


Vertical System Integration – Three relevant Concepts (IZM-M)

InterChip Via (ICV)




W-Plug / Polyimide

Face to Face modular (F2F-M)



W-Plug / Cu / Sn

ICV / SLID



W-Plug / Cu / Sn

Dr. A. Klumpp



***Two Layer Stacks
with
ICV (Polyimide based)
and
InterChip Via / Slid (Metal based)***

Dr. A. Klumpp

Fraunhofer
IZM
Institut
Zuverlässigkeit und
Mikrointegration



FEE 2006, Perugia, Italy

ICV Stack (FIB; Tungsten)





Fig.: Cross section of a vertically integrated test chip structure, showing 2.5 x 2.5 μm² interchip vias (FIB)

Dr. A. Klumpp



WL-CS-3D – *Three layer stack (0)*

Three Layer Stack with Face-to-face Modular

Dr. A. Klumpp


Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration



FEE 2006, Perugia, Italy


Vertical System Integration – Three relevant Concepts (IZM-M)

InterChip Via (ICV)




W-Plug / Polyimide

Face to Face modular (F2F-M)



W-Plug / Cu / Sn

ICV / SLID



W-Plug / Cu / Sn

Dr. A. Klumpp

Fraunhofer





Institut
Zuverlässigkeit und
Mikrointegration



FEE 2006, Perugia, Italy

VSI by Soldering: „SLID Technology“ (2)



Example of Infineons Application of SLID for Products



Dr. A. Klumpp

 **Fraunhofer** Institut
Zuverlässigkeit und
Mikrointegration



FEE 2006, Perugia, Italy

Metallization SLID - Trough Mask Electroplating (2) Testchip for F2F-M & ICV/SLID



Dr. A. Klumpp



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration




FEE 2006, Perugia, Italy




WL-CS-3D – Three layer stack (1)



C2W-Transfer Development
After Chip Transfer from Intermediate Handling Wafer to Target Substrate
Chip Thickness 500 μm



After Thinning on Target Substrate
Chip Thickness 10 μm
plus original Chip for Comparison




After Thinning on Target Substrate
Chip Thickness 10 μm

**Measured Resistance with Daisy Chain Structure:
0.5 Ohms / Contact (incl. 2 Diffusion Barriers)**



3D System Integration




Dr. A. Klumpp




FEE 2006, Perugia, Italy

WL-CS-3D – Three layer stack (5)




Vertical System Integration – Three relevant Concepts (IZM-M)

InterChip Via (ICV)




W-Plug / Polyimide

Face to Face modular (F2F-M)



W-Plug / Cu / Sn

ICV / SLID





W-Plug / Cu / Sn

Dr. A. Klumpp



CMOS Top Wafer with ICVs after Trench Etching


- Rectangular ICVs 10 x 2,5 μm , 20 μm deep, AR 8:1
- Distance between W-filled ICVs and Transistors:
 - ~ 4 μm to Source/Drain Area
 - ~ 11 μm to Gate Area




Dr. A. Klumpp



3D System Integration





- Fabrication of Tungsten-filled InterChip Vias on Top Substrate
- Via Opening and Metallization
- Bonding to Handling Substrate
- Thinning



Dr. A. Klumpp




3D System Integration



Dr. A. Klumpp

Fraunhofer  Institut
Zuverlässigkeit und
Mikrointegration

2006, Perugia, Italy





ICV-SLID Technology

- Fabrication of Tungsten-filled InterChip Vias on Top Substrate
- Via Opening and Metallization
- Thinning
- Opening of Plugs
- Through Mask Electroplating
- Alignment and Soldering



3D System Integration

ICV-SLID Technology




Dr. A. Klumpp

Fraunhofer
IZM
Institut
Zuverlässigkeit und
Mikrointegration




FEE 2006, Perugia, Italy

WL-CS-3D - „low – Accuracy Placement“ Layout (1)





- Pin-Array and Isolation trenches
- combination of contact printing with stepper lithographie is possible



Dr. A. Klumpp



WL-CS-3D – „low – Accuracy Placement“ Layout (2)



- Copper pads on top of pin-array; development of „Electroplating prior to thinning“



Electrical Characterization

Dr. A. Klumpp

Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration



FEE 2006, Perugia, Italy

Electrical measurements


Measured values (from 240 element chain statistics):

Contact hole + soldering layers.
~0.43 Ohms


W-plug: ~ 1 Ohm

Contact hole + soldering layers.
~0.43 Ohms

Sum Value: 2.5 Ohm



Daisy Chains with up to 240 elements



TiW:N Tin
Copper



Electrical measurements

- **Electrical Characterization on CMOS Wafers, prepared according to ICV-SLID Process Flow (without soldering transfer up to date)**
 - **No Evidence of significant Impact on MOS Transistors by 3D Process Sequence**
- **Interchip Via Characterization:**
 - **Good Electrical Isolation of ICVs to surrounding Silicon**
 - **Low resistance per Via:**
 - 1 Ohm, Pin only (2.5 x 2.5 μm^2 , 10 μm depth)
 - 2.5 Ohm Via with SLID-Contacts



Summary

Handling Concept

- Wafer-Level Chip-Scale Concept with Silicon Handling Substrate
- Simplified Handling of Thinned Silicon Wafers and Chips by Electrostatic Handling Substrate under Development

Integration Concepts

- Face-to-Face Modular / SLID with Flipped Device Orientation (die-down)
- Interchip Via and Interchip Via / SLID with Non-Flipped Orientation (die-up)

Concept Feasibility

- Feasibility shown
- Applicability depends on Target Products and Cost of Ownership



Outlook (1)

- There still remain some keypoints to be worked out:
 - Thin Chip Handling ($\sim 10 \mu\text{m}$) for Backside Processing (Batch or Single Chip)
 - Thermal Management (Simulation and Test Devices)
 - Compatibility to High Frequency Signal Transmission (70 ... x GHz)
 - Development of Very Low Cost Integration Sequences



Outlook (2)

- Further development of keypoints within two funded projects
 - KASS (*Communication and Automotive Applications in Stacked Silicon*)
BMBF, Germany; 01.09.2005 – 31.08.2008; Status granted
 - e-Cubes
European Community; 01.02.2006 – 31.01.2009;
Status: Status granted



Thank you for your attention !

