

## ***Integration Technologies for 3D Systems***

A. Klumpp, P. Ramm, R. Wieland, R. Merkel

*Fraunhofer Institute for Reliability and Microintegration,  
IZM-Munich; 3D  
IZM-Berlin; Electroplating*

**Greatest part of the work was funded by BMBF, Germany  
within Projects lead by Infineon Munich**

**( 01M2926 D/E & 01M2999/A )**

---

Dr. A. Klumpp

**Fraunhofer**  
Institut  
Zuverlässigkeit und  
Mikrointegration



FEE 2006, Perugia, Italy

## Outlook

- Introduction
- Handling Concept
- Basic Technologies
- Relevant Technological Integration Concepts
- Stack Formation Results
- Summary
- Conclusion

---

Dr. A. Klumpp


**Fraunhofer** IZM  
Institut  
Zuverlässigkeit und  
Mikrointegration



FEE 2006, Perugia, Italy

# Key Applications and Potential of 3D

- Mobile Systems  
(minimum volume, low power, security)
- Systems for high parallel signal processing  
(e.g. image sensor)
- Increased Integration density
- More Functionality
- Mixed Technologies: 3D SoC



---

Dr. A. Klumpp




Fraunhofer

Institut  
Zuverlässigkeit und  
Mikrointegration



FEE 2006, Perugia, Italy

## Demands of the Market



---

Dr. A. Klumpp



FEE 2006, Perugia, Italy

## ***Handling Concept***

---

Dr. A. Klumpp


**Fraunhofer**  
IZM  
Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy


## Handling Concept for Wafer-Level Chip-Scale Processing (1)

- Placement of Chips on Handling Substrate
  - Grid of Aligment Marks according to the Positions on the Target Wafer
- Processing of Chips on Wafer Scale
  - (e.g. cleaning prior to bond, thinning, backside metalization etc.)




## Handling Concept for Wafer-Level Chip-Scale Processing (1)

- Placement of Chips on Handling Substrate
  - Grid of Alignment Marks according to the Positions on the Target Wafer
- Processing of Chips on Wafer Scale
  - (e.g. cleaning prior to bond, thinning, backside metallization etc.)
- Transfer to Target Wafer
  - Adjusted Stack Formation (Wafer-Flip)
  - Removal of Handling Substrate




## Handling Concept for Wafer-Level Chip-Scale Processing (1)

- Placement of Chips on Handling Substrate
  - Grid of Aligment Marks according to the Positions on the Target Wafer
- Processing of Chips on Wafer Scale
  - (e.g. cleaning prior to bond, thinning, backside metalization etc.)
- Transfer to Target Wafer
  - Adjusted Stack Formation (Wafer-Flip)
  - Removal of Handling Substrate
- Further Processing of new Stack (if necessary)



## Handling Concept WL-CS (2)



Target Wafer

Chips on Handling Substrate

Dr. A. Klumpp




Fraunhofer

Institut  
Zuverlässigkeit und  
Mikointegration




FEE 2006, Perugia, Italy

## Handling Concept WL-CS (3) Removal of Copper Oxide



**Chips on Handling Substrate;  
blue colour of chips results from copper oxide  
formation during placement procedure**



**Clean copper surface after wet chemical  
removal of copper oxide (wafer or batch)**

---

Dr. A. Klumpp



Fraunhofer

Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy

## *Basic Technologies*

---

Dr. A. Klumpp



FEE 2006, Perugia, Italy

## Wafer Thinning Technology at IZM, Munich

### **Handling concepts for thin wafers**

substrate thickness: 150 ... 70 µm

### **Carrier substrates for handling of ultra-thin wafers**

substrate thickness: **50 ... 10 µm**

### **Reversible Mounting techniques:**

thermoplastic materials, wax, adhesive tapes, resist, high temperature carriers

### **Wafer thinning**

grinding (DISCO DFG 850), spin-etching (SEZ SP 203), CMP polishing (LAM, Westech), Plasma dry etching

### Dicing technology: **Dicing-by-Thinning concept “DbyT”**

uses dry etched chip trenches for stress-free separation of ultra-thin ICs

Development of **complete process flow**: from rigid wafers to packaged thin devices

---

Dr. A. Klumpp



Fraunhofer

Institut  
Zuverlässigkeit und  
Mikrointegration




FEE 2006, Perugia, Italy

## Low Cost Handling Concept: E-Chuck Si-Wafer, reusable

- Prototype Electrostatic Chuck successfully tested (200 mm)
- Chucking Principle: Bipolar electrostatic
- Built on Si-Wafers, CMOS compatible
- Chuck-Wafer Thickness:  $100 \mu\text{m} < d < 720 \mu\text{m}$


Features:  
Chuck Station  
>16 h Chucking Time  
Backside Processes:  
PECVD, MERIE, Rinse/Dry



Dr. A. Klumpp



## Electrostatic-Chuck (3)



e-Chuck action: thin sample on chuck, without (left) and with (right) applied voltage

Dr. A. Klumpp



Fraunhofer



Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy

### Via Formation for VSI – *Via Etching*



Via-Diameter [µm]					
1.0	<u>2.0</u>	3.0	5.0	<u>10</u>	100
					
16 µm, 8:1			40 µm, 4:1		Etch Capability IZM-M
Via-Depth [µm] Aspect Ratio					
10	<u>16</u>	20	<u>40</u>	60	70
10:1	<u>8:1</u>	7:1	<u>4:1</u>	6:1	

---

Dr. A. Klumpp




Fraunhofer

Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy

## Via Formation for VSI – *Via Metal Filling*



---


Dr. A. Klumpp

**Fraunhofer**  
IZM  
Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy

## Metallization SLID (Solid Liquid Interdiffusion)



Dr. A. Klumpp

## ***Integration Concepts and Realization***

---

Dr. A. Klumpp


**Fraunhofer**  
IZM  
Institut  
Zuverlässigkeit und  
Mikrointegration




FEE 2006, Perugia, Italy

## Vertical System Integration – *Three relevant Concepts (IZM-M)*


**InterChip Via (ICV)**



**Face to Face modular (F2F-M)**



**ICV / SLID**



**W-Plug / Polyimide**

**W-Plug / Cu / Sn**

**W-Plug / Cu / Sn**

Dr. A. Klumpp



**Fraunhofer**

Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy

***Two Layer Stacks  
with  
ICV (Polyimide based)  
and  
InterChip Via / Slid (Metal based)***

---

Dr. A. Klumpp

**Fraunhofer** IZM  
Institut  
Zuverlässigkeit und  
Mikrointegration






FEE 2006, Perugia, Italy

## 3D System Integration

---

### ICV Stack (*FIB; Tungsten*)



**Fig.:** Cross section of a vertically integrated test chip structure, showing 2.5 x 2.5 µm<sup>2</sup> interchip vias (FIB)

---

Dr. A. Klumpp



**Fraunhofer**  
Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy

## WL-CS-3D – *Three layer stack (0)*

***Three Layer Stack with Face-to-face Modular***

---

Dr. A. Klumpp


**Fraunhofer**  
IZM  
Institut  
Zuverlässigkeit und  
Mikrointegration




FEE 2006, Perugia, Italy

# Vertical System Integration – *Three relevant Concepts (IZM-M)*


InterChip Via (ICV)



Face to Face modular (F2F-M)



ICV / SLID



W-Plug / Polyimide

W-Plug / Cu / Sn

W-Plug / Cu / Sn

Dr. A. Klumpp





Fraunhofer

Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy

## VSI by Soldering: „SLID Technology“ (2)



Example of Infineons Application of SLID for Products

---



Dr. A. Klumpp

**Fraunhofer**  
Institut  
Zuverlässigkeit und  
Mikrointegration



FEE 2006, Perugia, Italy

## Metallization SLID - *Trough Mask Electroplating (2)* *Testchip for F2F-M & ICV/SLID*



Dr. A. Klumpp



Fraunhofer


Institut  
Zuverlässigkeit und  
Mikrointegration



FEE 2006, Perugia, Italy




## WL-CS-3D – *Three layer stack (1)*




**C2W-Transfer Development**

After Chip Transfer from Intermediate  
Handling Wafer to Target Substrate  
Chip Thickness 500 µm



After Thinning on Target Substrate  
Chip Thickness 10 µm  
plus original Chip for Comparison



After Thinning on Target Substrate  
Chip Thickness 10 µm

**Measured Resistance with Daisy Chain Structure:  
0.5 Ohms / Contact (incl. 2 Diffusion Barriers)**

---

Dr. A. Klumpp




**Fraunhofer**

Institut  
Zuverlässigkeit und  
Mikrointegration



FEE 2006, Perugia, Italy

## 3D System Integration



Dr. A. Klumpp



**Fraunhofer**  
Institut  
Zuverlässigkeit und  
Mikointegration




FEE 2006, Perugia, Italy

## 3D System Integration

### WL-CS-3D – *Three layer stack (5)*

Top Chip; Layer 3  
Soldering Layers  
Pin Array of Medium Chip; Layer 2  
Soldering Layers  
Bottom Chip; Layer 1



Dr. A. Klumpp



Fraunhofer


Institut  
Zuverlässigkeit und  
Mikointegration




FEE 2006, Perugia, Italy

# Vertical System Integration – *Three relevant Concepts (IZM-M)*


InterChip Via (ICV)



Face to Face modular  
(F2F-M)



ICV / SLID



W-Plug / Polyimide

W-Plug / Cu / Sn

W-Plug / Cu / Sn

Dr. A. Klumpp



Fraunhofer



Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy

## CMOS Top Wafer with ICVs after Trench Etching

- Rectangular ICVs  $10 \times 2.5 \mu\text{m}$ ,  
 $20 \mu\text{m}$  deep, AR 8:1
- Distance between W-filled ICVs and  
Transistors:
  - ~  $4 \mu\text{m}$  to Source/Drain Area
  - ~  $11 \mu\text{m}$  to Gate Area



Dr. A. Klumpp



Fraunhofer


Institut  
Zuverlässigkeit und  
Mikointegration




FEE 2006, Perugia, Italy

## 3D System Integration

---



- Fabrication of Tungsten-filled InterChip Vias on Top Substrate
- Via Opening and Metallization
- Bonding to Handling Substrate
- Thinning





---

Dr. A. Klumpp



## 3D System Integration




Dr. A. Klumpp



**Fraunhofer**  
Institut  
Zuverlässigkeit und  
Mikrointegration

2006, Perugia, Italy



### ICV-SLID Technology

- Fabrication of Tungsten-filled InterChip Vias on Top Substrate
- Via Opening and Metallization
- Thinning
- Opening of Plugs
- Through Mask Electroplating
- Alignment and Soldering

Dr. A. Klumpp



Fraunhofer


Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy

## 3D System Integration

### ICV-SLID Technology



Dr. A. Klumpp




Fraunhofer

Institut  
Zuverlässigkeit und  
Mikointegration




FEE 2006, Perugia, Italy

## WL-CS-3D - „low – Accuracy Placement“ Layout (1)




- Pin-Array and Isolation trenches
- combination of contact printing with stepper lithographie is possible



Dr. A. Klumpp

## WL-CS-3D – „low – Accuracy Placement“ Layout (2)



- Copper pads on top of pin-array; development of „Electroplating prior to thinning“

---

Dr. A. Klumpp

**Fraunhofer**  
IZM  
Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy



## ***Electrical Characterization***

---

Dr. A. Klumpp



FEE 2006, Perugia, Italy

# Electrical measurements


Measured values (from 240 element chain statistics):

Contact hole + soldering layers.  
~0.43 Ohms


W-plug: ~ 1 Ohm

Contact hole + soldering layers.  
~0.43 Ohms

Sum Value: 2.5 Ohm



Daisy Chains with up to 240 elements



Dr. A. Klumpp



Fraunhofer

Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy

## Electrical measurements

- Electrical Characterization on CMOS Wafers, prepared according to ICV-SLID Process Flow (without soldering transfer up to date)
  - No Evidence of significant Impact on MOS Transistors by 3D Process Sequence
- Interchip Via Characterization:
  - Good Electrical Isolation of ICVs to surrounding Silicon
  - Low resistance per Via:
    - 1 Ohm, Pin only ( $2.5 \times 2.5 \mu\text{m}^2$ , 10  $\mu\text{m}$  depth)
    - 2.5 Ohm Via with SLID-Contacts



### Summary

#### Handling Concept

- Wafer-Level Chip-Scale Concept with Silicon Handling Substrate
- Simplified Handling of Thinned Silicon Wafers and Chips by Electrostatic Handling Substrate under Development

#### Integration Concepts

- Face-to-Face Modular / SLID with Flipped Device Orientation (die-down)
- Interchip Via and Interchip Via / SLID with Non-Flipped Orientation (die-up)

#### Concept Feasability

- Feasibility shown
- Applicability depends on Target Products and Cost of Ownership

---

Dr. A. Klumpp



Fraunhofer

Institut  
Zuverlässigkeit und  
Mikointegration



FEE 2006, Perugia, Italy

### Outlook (1)

- There still remain some keypoints to be worked out:
  - Thin Chip Handling (~10 µm) for Backside Processing (Batch or Single Chip)
  - Thermal Management (Simulation and Test Devices)
  - Compatibility to High Frequency Signal Transmission (70 ... x GHz)
  - Development of Very Low Cost Integration Sequences

---

Dr. A. Klumpp



## Outlook (2)

- Further development of keypoints within two funded projects
  - KASS (*Communication and Automotive Applications in Stacked Silicon*)  
BMBF, Germany; 01.09.2005 – 31.08.2008; Status granted
  - e-Cubes  
European Community; 01.02.2006 – 31.01.2009;  
Status: Status granted

---

Dr. A. Klumpp



Thank you for your attention !

---

Dr. A. Klumpp

**Fraunhofer**  
IZM  
Institut  
Zuverlässigkeit und  
Mikrointegration



FEE 2006, Perugia, Italy