

H.-G. Moser Semiconductor Laboratory MPI for Physics, Munich

ATLAS High Luminosity Tracker Upgrade Workshop, Liverpool, 6-8 Dec 2006

R&D for a novel pixel detector for SLHC

MPI Munich SLHC Upgrade Group

L. Andricek, J. Dubbert, N. Ghodbane, O. Kortner, H. Kroha, H.-G. Moser, R. Nisius, R. Richter

Novel pixel detector concept based on thin FZ detectors and 3D interconnection technology

(R&D proposal in preparation)



R&D for a novel pixel detector for SLHC

3D interconnection (sensor – electronics; electronics – electronics):

Alternative to bump bonding (fine pitch, potentially low cost?). New possibilities for ASIC architecture (multilayer, size reduction). Optimization of rad. hardness, speed, power. Impact on module design (ultra thin ASICs, top contact, 4-side buttable).



Based on well known pixel sensor

Can be operated at 10¹⁶ n/cm²

technology.

 $(V_{dep}, I_{leak}, CCE).$

ATLAS High Luminosity Tracker Upgrade Workshop, Liverpool, 6-8 Dec 2006

Can lead to an advanced module design: rad hard with low material budget



3D Interconnection

2 or more layers (="tiers") of thinned semiconductor devices interconnected to form a "monolithic" circuit.

H.-G. Moser Semiconductor Laboratory MPI for Physics, Munich

 Different layers can be made in different technology (BiCMOS, deep sub-μ CMOS, SiGe,.....).

•3D is driven by industry:

- Reduces R,L and C.
- Improves speed.
- Reduces interconnect power, x-talk.
- Reduces chip size.
- Each layer can be optimized individually





For HEP: sensor layer: fully depleted Si Example: 2-Tier CMOS Sensor, 1024 x 1024 pixel, pitch 8 μm by MIT-Lincoln Lab



Advantages of 3D

Multilayer electronics:

Split analogue and digital part Use different, individually optimized technologies:

-> gain in performance, power,
speed, rad-hardness, complexity.
-> smaller area (reduce pixel size or add functionality).

4-side buttable devices:

- -> no dead space.
- -> simpler module layout.
- -> larger modules.

ATLAS High Luminosity Tracker Upgrade Workshop, Liverpool, 6-8 Dec 2006 (reduce complexity and material)





ATLAS High

Luminosity Tracker

Upgrade

Workshop,

Liverpool,

6-8 Dec 2006

Advantages for Module Design





-> No "cantilever" needed.

Larger module with minimal dead space.

Less support structures & services. Substantial material savings.





3D R&D at Fermilab

3D ILC Chip



- Fermilab has contributed an ILC readout chip design to a MIT-LL 0.18 micron three tier SOI 3D multiproject run
- ~2.5 mm x 2.5 mm chip, 64x64 20 micron pixels
- Does not include sensor integration
 - Bond readout circuit to an independent sensor wafer (precursor to full 3D integration run)
- Design includes amp/disc, time stamp, pixel control, token passing -



-Store analog and digital time stamps in the hit pixel cell. -Store double correlated sample in pixel

ATLAS High Luminosity Tracker Upgrade Workshop, Liverpool, 6-8 Dec 2006

R. Lipton (Fermilab): submitted to MIT-LL





World Wide Interest in 3D

USA: Albany Nanocenter U. Of Kansas, U of Arkansas Lincoln Labs, AT&T MIT,RPI, RTI, TI IBM, Intel, Irvine Sensors Micron, Sandia Labs Tessera, Tezzaron, Vertical Circuits, Ziptronix



Asia: ASET, NEC, University of Tokyo, Tohoku University, CREST, Fujitsu, ZyCube, Sanyo, Toshiba, Denso, Mitsubishi, Sharp, Hitachi, Matsushita, Samsung

R. Yarema (Fermilab)

3D is discussed in the ITRS (International Technology Roadmap for Semiconductors) as an approach to improve circuit performance and permit continuation of Moore's Law.

ATLAS High Luminosity Tracker Upgrade Workshop, Liverpool, 6-8 Dec 2006

R&D driven by industry. Different approaches (solder, SOI, epoxy).



Fraunhofer Institut Zuverlässigkeit und Mikrointegration

MPI will work with Fraunhofer IZM, Munich.



IZM SLID Process

Metallization SLID (Solid Liquid Interdiffusion)

H.-G. Moser Semiconductor Laboratory MPI for Physics, Munich



Alternative to bump bonding (less process steps "low cost" (IZM)).
Small pitch possible (< 20 μm, depending on pick & place precision).
Stacking possible (next bonding process does not affect previous bond).
Wafer to wafer and chip to wafer possible.

Fraunhofer Institut Zuverlässigkeit und Mikrointegration



Through Silicon Vias



ICV = Inter Chip Vias



- •Hole etching and chip thinning
- •Via formation with W-plugs.
- •Face to face or die up connections.
- •2.5 Ohm/per via (including SLID).
- •No significant impact on chip performance (MOS transistors).



H.-G. Moser Semiconductor Laboratory

MPI for Physics,

Munich

R&D Program

- a) Test interconnection process with diode test structures:
 - > Post processing of test wafers (barriers, electroplating..).
 - > Test leakage currents, interconnection R and C, yield.

b) Build demonstrator using ATLAS pixel chip and pixel sensors made by MPI:

- Unthinned ASICs, no vias.
- With thinning of pixel chip & vias.

c) In parallel: Module and ASIC concepts making use of 3D possibilities.

at MPI:

-Available.

-Important R&D by its own!

FE-Chip FE-Chip



As pixel sensor: use thin FZ sensors made



-Production in industry (or transfer to HLL).

Liverpool, 6-8 Dec 2006



Motivation for Thin Detectors

After 10¹⁶ n/cm²:

 V_{dep} > 1000V (250 μ m) -> operate partially depleted. Large leakage currents.

Charge loss due to trapping (mean free path ~ 25 μ m). I_e > I_h (need n-in-n or n-in-p) to collect electrons.



ATLAS High Luminosity Tracker Upgrade Workshop, Liverpool, 6-8 Dec 2006

No advantage of thick detectors ->thin detectors: low V_{dep} , I_{leak} (and X_0)





Thin (50 μm) silicon successfully produced at

- MOS diodes.

MPI.

- Small strip detectors.
- Mechanical dummies.
 1.3 x 10 cm² plus stiffening frame & reinforcement bars.

-No deterioration of detector properties, keep I_{leak} < 100pA/cm²

ATLAS High Luminosity Tracker Upgrade Workshop, Liverpool, 6-8 Dec 2006





Prototypes







Measurements of CCE



Fretwurst et al. NIM A 552 (2005): MPI diodes, 50 µm:

CCE ~ 66% @ 10^{16} p/cm² (extrapolated).

Similar to results from epi-material (G.Kramberger): 3200e (62% average), 2400e (60% most probable).



Expected Signal/Noise

ltem	Presently 250 μm 50 x 400 μm²	thin 50 μm 50 x 200 μm²	thin 50 μm 50 x 50 μm²
C _{neighbour} C _{backplane} C _{interconnect} C _{tot} noise	~300 pF ~10 pF ~90 pF ? 400 pF 190 e	150 pF 20 pF ?? 200-300 pF ~150 e	60 pF 5 pF ?? ~100 pF ~50 e
I _{leak} pixel 20ºC 10 ¹⁶ -7ºC shot noise:	1.5 μΑ 135 nA 205 e	150nA 14nA 66 e	40nA 4nA 35 e
threshold spread:	50 e	50 e	50 e
effective rms: Signal (before): at 10 ¹⁶	280 e 20000 (mp) ~3300	170 e 4000 (mp) 3200 (av) 2400 (mp)	80 e 4000 (mp) 3200 (av) 2400 (mp)



Occupancy - Efficiency

GEANT 4 simulation, 50 μ m thick, 50x50 μ m² pixel size, physics tracks, diffusion 200e noise (A. Raspiereza):





Summary: Thin Detectors

Cannot beat trapping (with planar detectors) !

```
≻Keep V<sub>dep</sub> low.
```

```
≻Keep I<sub>leak</sub> low.
```

```
\succReduce X<sub>0</sub>*.
```

Challenge: small signal!

> First results on radiation hardness and CCE encouraging.

- >Can be produced with standard FZ material.
- >Large scale industrial production possible.
- Thickness can be adapted to radius (fluence)

R&D topics:

- >Make real pixel detectors.
- Irradiations, measurement of CCE.
- >Optimize thickness, n-in-n or n-in-p?
- >Optimize production process.
- ≻Industrial fabrication.

*) if this is not an issue: backside etching not necessary, simpler fabrication.



Conceptual Module Design

Work on conceptual module design:



~0.1 %

0.42-0.56 % & less support & services

Luminosity Tracker Upgrade Workshop, Liverpool, 6-8 Dec 2006

Flex, MCC,...



Summary

We propose an R&D program on:

•3D interconnection:

Alternative to bump bonding.

Opening new possibilities for ASIC and module design.

Thin FZ sensors ("standard" pixel sensors optimized for SLHC).

Modular R&D:

Thin sensor can be used with standard hybrid pixel AISCs (bump bonded).
3D Interconnection is an option for other sensor types (e.g. 3D detectors).

Time Scale:

Thin Detectors: 2007.
Simple 3D demonstrator (SLID, no thinning of ASICs): 2008.
Advanced 3D demonstrator (ICV-SLID, vias, thinning): 2009.

ATLAS High Luminosity Tracker Upgrade Workshop, Liverpool, 6-8 Dec 2006 Resources at MPI: 150 kEuro/year (& one engineer).

Other groups are invited to join (especially ASIC developers).







