



ELSEVIER

Available online at [www.sciencedirect.com](http://www.sciencedirect.com)

SCIENCE @ DIRECT®

Microelectronic Engineering xxx (2005) xxx–xxx

MICROELECTRONIC  
ENGINEERING[www.elsevier.com/locate/mee](http://www.elsevier.com/locate/mee)

## 3D Integration of CMOS transistors with ICV-SLID technology

Robert Wieland \*, Detlef Bonfert, Armin Klumpp, Reinhard Merkel,  
Lars Nebrich, Josef Weber, Peter Ramm

*Fraunhofer Institute for Reliability and Microintegration, Munich Division, Hansastrasse 27d, 80686 Munich, Germany*

### 8 Abstract

9 3D Integration of CMOS transistors with ICV-SLID technology is reported in this paper. NMOS and PMOS metal  
10 gate transistor devices have been further processed by forming deep trench inter-chip-vias and by thinning the substrate  
11 to 25  $\mu\text{m}$  remaining silicon thickness. No degradation of transistor behavior found due to the additional 3d-processing  
12 steps. Results of the process flow and electrical measurements of transistors on thin silicon are shown in this paper.  
13 © 2005 Published by Elsevier B.V.

### 15 1. Introduction

16 3D integration provides significant performance  
17 improvements for micro- and nanoelectronic  
18 systems in terms of integration density, multi-func-  
19 tionality and power consumption. Minimal inter-  
20 connection lengths can be achieved by forming  
21 vertical interconnects through thin device sub-  
22 strates within a chip stack.

23 We present a wafer scale process flow called  
24 “ICV-SLID” (Inter-Chip-Via Solid Liquid Inter  
25 Diffusion), which is characterized by high density  
26 vertical inter-chip wiring of stacked devices and

optimized to the capability of chip-to-wafer 27  
stacking. 28

Completely processed Si substrates with active 29  
devices such as CMOS transistors have been used 30  
for the formation of 3D integrated chip stacks. 31

### 2. ICV-SLID technology 32

Fraunhofer IZM’s so-called ICV-SLID technol- 33  
ogy is based on adjusted Cu–Sn soldering of 34  
thinned and vertically metallized device substrates 35  
and allows the formation of multiple device stacks. 36  
The schematic cross section of a corresponding 3D 37  
integrated circuit is shown in Fig. 1. Adjusted sol- 38  
dering on a wafer scale level, using SLID and 39  
ICVs, has been reported elsewhere [1,2]. 40

\* Corresponding author. Tel.: +49 89 54759 372.

E-mail address: [wieland@izm-m.fraunhofer.de](mailto:wieland@izm-m.fraunhofer.de) (R. Wieland).




Fig. 1. Schematic cross section of a corresponding 3D integrated circuit with the fully modular ICV-SLID concept.

the required mechanical and electrical interconnects between the stacked chips or wafers, respectively. Since the Cu-Sn soldering step is the last major process step before the device stack is completed, known feasibility issues due to processing of already bonded wafers, i.e. W- or Cu CVD for ICVs, can be reduced to a minimum.

The applied thinning sequence maintains device substrates of approx. 20 μm of remaining Si thickness. Such ultra thin Si-layers can be achieved by using a temporary handling wafer, which holds the thinned device substrate in place. Cu-Sn structures on the backside of the thinned substrate and corresponding Cu structures on the frontside of the bottom wafer are required for the soldering process. After optical alignment, the wafers are soldered using the SLID process and the handling wafer can finally be removed.

### 3. Experimental and results

Wafer thinning sequences as well as the formation of ICVs are additional process steps that may increase the possibility of failure mechanisms such as stress induced reliability issues or changes of the transistor behavior. In order to study influences of the 3D process flow, suitable test devices containing CMOS transistors were integrated on 200 mm Si wafers.

These wafers were then processed according to the ICV-SLID technology. W-filled ICVs were prepared by etching through all dielectric layers, followed by a 20 μm deep silicon trench etch. For lateral isolation of the ICVs, a dielectric layer was deposited, using highly conformal O<sub>3</sub>/TEOS sub atmospheric chemical vapor deposition (SACVD). After depositing a TiN seed layer by metal organic chemical vapor deposition (MOCVD), the ICVs were metallized by using MOCVD of W with a subsequent W etchback step. The minimum lateral distance of the ICVs to transistor gates was approx. 11 μm, the minimal distance to the drain area was 4 μm, shown in Fig. 3. The ICVs were then electrically connected to metal pads by an AlSi1%-Cu0.5% additional interconnect layer, see Fig. 4. Finally, a passivation layer was deposited and the pads were opened.

Fig. 2 shows a corresponding 3D integrated test structure with ICVs and SLID metal system. The thermodynamically stable Cu<sub>3</sub>Sn alloy provides




Fig. 2. FIB of a 2-level stack with ICVs and SLID metal system (published in Mater. Res. Soc. Proc. 766, Warrendale, pp. 3-14).




Fig. 3. ICVs after deep trench etching and  $O_3/TEOS$  isolation near NMOS transistor.




Fig. 5. Infrared transmission of the thinned device substrate, temporarily glued to a handling wafer.

89 The device substrates were then temporarily  
 90 bonded to a handling wafer, using a grinder tape  
 91 as a glue layer, thus allowing for precise thinning  
 92 by grinding, wet chemical spin etching and dry  
 93 etching to approx.  $25\ \mu\text{m}$  remaining Si thickness,  
 94 until the ICVs are exposed from the rear. Fig. 5  
 95 shows an infrared transmission image of the  
 96 thinned stack, indicating a defect free temporary  
 97 bond between the handling wafer and the thinned  
 98 silicon substrate.  
 99 In order to study influences of the thinning and  
 100 ICV formation process, the device substrate  
 101 including grinder tape and handling wafer was

102 bonded to a standard Si-wafer by using a spin-on  
 103 epoxy glue layer. Finally, the handling wafer has  
 104 been removed by heating the temperature-sensitive  
 105 grinder tape. Thus, the active test structures on  
 106  $25\ \mu\text{m}$  thick Si and with ICVs nearby have been  
 107 successfully transferred without any cracks or defects.  
 108 A FIB image was taken to check for the  
 109 integrity of the ICVs, see Fig. 6.

110 Electrical characterization of the thinned  
 111 NMOS transistors was done by comparing the  
 112 transistor behavior with measurements on a refer-  
 113 ence wafer with standard thickness and no ICVs.




Fig. 4. Test wafer with W-filled ICVs and interconnect metallization.




Fig. 6. FIB image of a metal gate NMOS transistor ( $w/l = 20/2$ ) with W-filled ICV near active area.




Fig. 7. Transfer characteristics of a NMOS transistor, 25 μm thin Si, minimal distance of ICVs to gate area 11 μm.

114 Threshold values were taken by use of the extrapolation method.  
 115  
 116 Single data of typical output characteristics Id  
 117 (Vd, Vg), transfer characteristics Id (Vg) and  
 118 threshold voltage were identical with the specifications, compared with the reference wafer. Fig. 7  
 119 shows a typical transfer characteristic of a metal gate NMOS transistor.  
 120  
 121




Fig. 9. Wafer map of Idsat for a NMOS transistor after preparation for 3D Integration with W-filled and isolated ICVs on 25 μm thin Si.




Fig. 8. Wafer map of V<sub>thr</sub> for a NMOS transistor after preparation for 3D Integration with W-filled and isolated ICVs on 25 μm thin Si.

122 Wafer maps were taken of three different transistors: not thinned reference wafer, thinned wafer  
 123 without ICVs and thinned wafer with ICVs near the transistor. In all cases, the extrapolated thresh-  
 124 old voltage was in the range of 919–941 mV, and the drain saturation current was in the range of  
 125 223–201 mA, respectively. Corresponding wafer maps are shown in Figs. 8 and 9.  
 126  
 127  
 128  
 129

130 In order to check the isolation of the ICVs to the top silicon, resistance measurements were taken  
 131 by applying a DC voltage between the pads of the ICVs and a nearby Si-bulk contact. At a  
 132 DC voltage of 20 V, the leakage current was in the range of 200 fA (typical measurements).  
 133  
 134  
 135

136 A wafer map was then generated with a DC voltage of 25 V, resulting in an average leakage  
 137 current of 90 pA, shown in Fig. 10.  
 138

139 A higher current can only be observed in the center of the wafer, the edge areas are still in the  
 140 fA range. This effect might be due to a reduced thickness of the O<sub>3</sub>/TEOS isolation layer at the  
 141 top of the ICVs in the wafer center, caused by the known non-uniformity of the W-overetch step.  
 142  
 143  
 144




Fig. 10. Wafer map of  $I_{ICV}$  isolation for 20  $\mu\text{m}$  deep ICVs, isolated to the Si-substrate with approx. 260 nm  $\text{O}_3/\text{TEOS}$  SACVD.

#### 145 4. Conclusion

146 Influences on active test devices induced by the  
147 3D integration process have been studied. Com-  
148 pletely fabricated CMOS transistors were pro-  
149 cessed using the ICV-SLID technology for 3D

integration, including wafer thinning down to 150  
25  $\mu\text{m}$  and the formation of W-filled inter-chip vias 151  
as “through silicon” electrical interconnects. The 152  
25  $\mu\text{m}$  thin silicon wafers were finally glued to a 153  
Si-substrate by use of an epoxy layer. 154

Electrical measurements, including wafer maps 155  
of threshold voltage and drain saturation current, 156  
showed no impact of the ICV-SLID process on the 157  
transistor behavior. 158

Sufficient electrical isolation of the ICVs to the 159  
top bulk silicon was found with leakage currents of 160  
<200 fA at 20 V. 161

#### Acknowledgement 162

Financial support by BMBF (Grant No. 163  
01M3123) is gratefully acknowledged. 164

#### References 165

- [1] H. Huebner, O. Ehrmann, M. Eigner, W. Gruber, A. 166  
Klumpp, R. Merkel, P. Ramm, M. Roth, J. Weber, R. 167  
Wieland, in: B.M. Melnick, T.S. Cale, S. Zaima, T. Ohba, 168  
(Eds.), Proceedings of Advanced Metallization Conference 169  
(AMC 2002). Mater. Res. Soc. Proc., 18, Warrendale, 2002, 170  
p. 53. 171
- [2] P. Ramm, A. Klumpp, R. Merkel, J. Weber, R. Wieland, A. 172  
Ostmann, J. Wolf, in: A.J.M. McKerrow, J. Leu, O. Kraft, 173  
T. Kikkawa, (Eds.), Proceedings of Materials Research 174  
Society Spring Meeting, San Francisco. Mater. Res. Soc. 175  
Proc. 766, Warrendale, 2003, pp. 3-14. 176  
177