ARTICLE IN PRESS

MEE 4542 \blacksquare $\$

Available online at www.sciencedirect.com

Microelectronic Engineering xxx (2005) xxx–xxx

www.elsevier.com/locate/mee

² 3D Integration of CMOS transistors with 3 **ICV-SLID** technology

4 Robert Wieland *, Detlef Bonfert, Armin Klumpp, Reinhard Merkel, 5 Lars Nebrich, Josef Weber, Peter Ramm

6 Fraunhofer Institute for Reliability and Microintegration, Munich Division, Hansastrasse 27d, 80686 Munich, Germany

8 Abstract

3D Integration of CMOS transistors with

ICV-SLID technology

ert Wieland *, Detlef Bonfert, Armin Klumpp, Reinhard Merkel,

Lars Nebrich, Josef Weber, Peter Ramm

for Institute for Relativity and Meroinegration. Munich Di 9 3D Integration of CMOS transistors with ICV-SLID technology is reported in this paper. NMOS and PMOS metal 10 gate transistor devices have been further processed by forming deep trench inter-chip-vias and by thinning the substrate 11 to 25 lm remaining silicon thickness. No degradation of transistor behavior found due to the additional 3d-processing 12 steps. Results of the process flow and electrical measurements of transistors on thin silicon are shown in this paper. 13 2005 Published by Elsevier B.V.

14

15 1. Introduction

16 3D integration provides significant performance 17 improvements for micro- and nanoelectronic 18 systems in terms of integration density, multi-func-19 tionality and power consumption. Minimal inter-20 connection lengths can be achieved by forming 21 vertical interconnects through thin device sub-22 strates within a chip stack.

23 We present a wafer scale process flow called 24 ''ICV-SLID'' (Inter-Chip-Via Solid Liquid Inter 25 Diffusion), which is characterized by high density 26 vertical inter-chip wiring of stacked devices and

optimized to the capability of chip-to-wafer 27 stacking. 28

Completely processed Si substrates with active 29 devices such as CMOS transistors have been used 30 for the formation of 3D integrated chip stacks. 31

2. ICV-SLID technology 32

Fraunhofer IZM s so-called ICV-SLID technol- 33 ogy is based on adjusted Cu–Sn soldering of 34 thinned and vertically metallized device substrates 35 and allows the formation of multiple device stacks. 36 The schematic cross section of a corresponding $3D - 37$ integrated circuit is shown in [Fig. 1](#page-1-0). Adjusted sol- 38 dering on a wafer scale level, using SLID and 39 ICVs, has been reported elsewhere [\[1,2\]](#page-4-0) . 40

^{*} Corresponding author. Tel.: $+49$ 89 54759 372.
E-mail address: wieland@izm-m.fraunhofer.de (I
0167-9317/\$ - see front matter © 2005 Published b
doi:10.1016/j.mee.2005.07.052 E-mail address: wieland@izm-m.fraunhofer.de (R. Wieland).

^{0167-9317/\$ -} see front matter 2005 Published by Elsevier B.V.

ARTICLE IN PRESS

Fig. 1. Schematic cross section of a corresponding 3D

41 Fig. 2 shows a corresponding 3D integrated test 42 structure with ICVs and SLID metal system. The 43 thermodynamically stable Cu 3Sn alloy provides

Contained and the control of the total contained and the state of the control of the control of the state of the report of the state of and the state of the state of the state of the state of the bottom with the state of a Cu Cu $2 \mu n$

Fig. 2. FIB of a 2-level stack with ICVs and SLID metal system (published in Mater. Res. Soc. Proc. 766, Warrendale, pp. 3-14).

the required mechanical and electrical intercon- 44 nects between the stacked chips or wafers, respec- 45 tively. Since the Cu-Sn soldering step is the last 46 major process step before the device stack is com- 47 pleted, known feasibility issues due to processing 48 of already bonded wafers, i.e. W- or Cu CVD 49 for ICVs, can be reduced to a minimum. 50

The applied thinning sequence maintains device 51 substrates of approx. 20 μ m of remaining Si thick- 52 ness. Such ultra thin Si-layers can be achieved by 53 using a temporary handling wafer, which holds 54 the thinned device substrate in place. Cu–Sn struc- 55 tures on the backside of the thinned substrate and 56 corresponding Cu structures on the frontside of 57 the bottom wafer are required for the soldering 58 process. After optical alignment, the wafers are 59 soldered using the SLID process and the handling 60 wafer can finally be removed. 61

3. Experimental and results 62

Wafer thinning sequences as well as the forma- 63 tion of ICVs are additional process steps that 64 may increase the possibility of failure mechanisms 65 such as stress induced reliability issues or changes 66 of the transistor behavior. In order to study influ- 67 ences of the 3D process flow, suitable test devices 68 containing CMOS transistors were integrated on 69 200 mm Si wafers. 70

These wafers were then processed according to 71 the ICV-SLID technology. W-filled ICVs were pre- 72 pared by etching through all dielectric layers, fol- 73 lowed by a 20 μm deep silicon trench etch. For 74 lateral isolation of the ICVs, a dielectric layer was 75 deposited, using highly conformal O_3 /TEOS sub 76 atmospheric chemical vapor deposition (SACVD). 77 After depositing a TiN seed layer by metal organic 78 chemical vapor deposition (MOCVD), the ICVs 79 were metallized by using MOCVD of W with a sub- 80 sequent W etchback step. The minimum lateral dis- 81 tance of the ICVs to transistor gates was approx. 82 11 μ m, the minimal distance to the drain area was 83 4 lm, shown in [Fig. 3](#page-2-0). The ICVs were then electri- 84 cally connected to metal pads by an AlSi1%- 85 Cu0.5% additional interconnect layer, see [Fig. 4](#page-2-0) . 86 Finally, a passivation layer was deposited and the 87 pads were opened. 88 17 August 2005; Disk Used

ARTICLE IN PRESS

R. Wieland et al. / Microelectronic Engineering xxx (2005) xxx–xxx

Fig. 3. ICVs after deep trench etching and $O₃/TEOS$ isolation near NMOS transistor.

89 The device substrates were then temporarily 90 bonded to a handling wafer, using a grinder tape 91 as a glue layer, thus allowing for precise thinning 92 by grinding, wet chemical spin etching and dry 93 etching to approx. 25 μ m remaining Si thickness, 94 until the ICVs are exposed from the rear. Fig. 5 95 shows an infrared transmission image of the 96 thinned stack, indicating a defect free temporary 97 bond between the handling wafer and the thinned 98 silicon substrate.

99 In order to study influences of the thinning and 100 ICV formation process, the device substrate 101 including grinder tape and handling wafer was

epoxy glue layer. Finally, the handling wafer has 103 been removed by heating the temperature-sensitive 104 grinder tape. Thus, the active test structures on 105 25 lm thick Si and with ICVs nearby have been 106 successfully transferred without any cracks or de- 107 fects. A FIB image was taken to check for the 108 integrity of the ICVs, see Fig. 6 . 109

Electrical characterization of the thinned 110 NMOS transistors was done by comparing the 111 transistor behavior with measurements on a refer- 112 ence wafer with standard thickness and no ICVs. 113

Fig. 4. Test wafer with W-filled ICVs and interconnect metallization.

Fig. 6. FIB image of a metal gate NMOS transistor $(w/l = 20/$ 2) with W-filled ICV near active area.

3

17 August 2005; Disk Used

ARTICLE IN PRESS

4 R. Wieland et al. / Microelectronic Engineering xxx (2005) xxx–xxx

Fig. 7. Transfer characteristics of a NMOS transistor, 25 μ m thin Si, minimal distance of ICVs to gate area $11 \mu m$.

114 Threshold values were taken by use of the extrap-115 olation method.

116 Single data of typical output characteristics Id 117 (Vd, Vg), transfer characteristics Id (Vg) and 118 threshold voltage were identical with the specifica-119 tions, compared with the reference wafer. Fig. 7 120 shows a typical transfer characteristic of a metal 121 gate NMOS transistor.

Fig. 8. Wafer map of V_{thr} for a NMOS transistor after preparation for 3D Integration with W-filled and isolated ICVs on 25 lm thin Si.

Fig. 9. Wafer map of Idsat for a NMOS transistor after preparation for 3D Integration with W-filled and isolated ICVs on 25 lm thin Si.

Wafer maps were taken of three different tran- 122 sistors: not thinned reference wafer, thinned wafer 123 without ICVs and thinned wafer with ICVS near 124 the transistor. In all cases, the extrapolated thresh- 125 old voltage was in the range of 919–941 mV, and 126 the drain saturation current was in the range of 127 223–201 mA, respectively. Corresponding wafer 128 maps are shown in Figs. 8 and 9. . 129

In order to check the isolation of the ICVs to 130 the top silicon, resistance measurements were ta- 131 ken by applying a DC voltage between the pads 132 of the ICVs and a nearby Si-bulk contact. At a 133 DC voltage of 20 V, the leakage current was in 134 the range of 200 fA (typical measurements). 135

A wafer map was then generated with a DC 136 voltage of 25 V, resulting in an average leakage 137 current of 90 pA, shown in [Fig. 10](#page-4-0) . 138

A higher current can only be observed in the 139 center of the wafer, the edge areas are still in the 140 fA range. This effect might be due to a reduced 141 thickness of the O_3 /TEOS isolation layer at the 142 top of the ICVs in the wafer center, caused by 143 the known non-uniformity of the W-overetch step. 144 17 August 2005; Disk Used

ARTICLE IN PRESS

Fig. 10. Wafer map of I_{ICV} isolation for 20 µm deep ICVs, isolated to the Si-substrate with approx. 260 nm $O₃/TEOS$ SACVD.

145 4. Conclusion

146 Influences on active test devices induced by the

147 3D integration process have been studied. Com-

- 148 pletely fabricated CMOS transistors were pro-
- 149 cessed using the ICV-SLID technology for 3D

integration, including wafer thinning down to 150 $25 \mu m$ and the formation of W-filled inter-chip vias 151 as ''through silicon'' electrical interconnects. The 152 $25 \mu m$ thin silicon wafers were finally glued to a 153 Si-substrate by use of an epoxy layer. 154

Electrical measurements, including wafer maps 155 of threshold voltage and drain saturation current, 156 showed no impact of the ICV-SLID process on the 157 transistor behavior. 158

Sufficient electrical isolation of the ICVs to the 159 top bulk silicon was found with leakage currents of 160 \leq 200 fA at 20 V. 161

Acknowledgement 162

R. Wieland et al. / Microelectronic Engineering xxx (2005) xxx-xxx 5

Financial support by BMBF (Grant No. 163 01M3123) is gratefully acknowledged. 164

References 165

- [1] H. Huebner, O. Ehrmann, M. Eigner, W. Gruber, A. 166 Klumpp, R. Merkel, P. Ramm, M. Roth, J. Weber, R. 167 Wieland, in: B.M. Melnick, T.S. Cale, S. Zaima, T. Ohba, 168 (Eds.), Proceedings of Advanced Metallization Conference 169 (AMC 2002). Mater. Res. Soc. Proc., 18, Warrendale, 2002, 170 p. 53. 171
- [2] P. Ramm, A. Klumpp, R. Merkel, J. Weber, R. Wieland, A. 172 Ostmann, J. Wolf, in: A.J.M. McKerrow, J. Leu, O. Kraft, T. Kikkawa, (Eds.), Proceedings of Materials Research 174 Society Spring Meeting, San Francisco. Mater. Res. Soc. 175 Proc. 766, Warrendale, 2003, pp. 3–14. 176

177